Minimizing the total wire length is an important objective in VLSI layout design. In this paper we consider the problem of minimizing the total wire length during I-dimensional (I-D) compaction. Assume we are given a layout. containing nh horizontal wires, nlJ vertical wires, and rectilinear polygonal layout. components c.omposed of 7l r vertical edges. We present an O(n/, ·nlogn) time algorithm for generating, from the constraint graph corresponding to the initial layout, a layout of minimum lotal wire length, 11 ::::: 1I1J + n r . Our algorithm generates, among all the layouts having minimum total wire length, one orminimumlayout width, assuming that compaction is done along the horizontal direction. We also consider a number of other compaction problems in which a relationship between the layout width and the total wire length is specified. For example, we present an O(llh' nlogn) time algorithm to determine a layout minimizing the objective function 0" W + {j. f, where w is the layout width and I is the total wire length, 0', {j > 0; i.e., we consider optimizing a tradeoff function between the layout width a~<!.Jlt~lotal wire length.
Introduction
The process of converting a symbolic layom into an actual layout satisfying the design rules and minimizing a set of objective functions is known as compaction [3, 5, 7, 9] ' Minimizing the area is generally considered the most crucial objective function, with minimizing the wire length being the next relevant one. In this paper we present new and efficient I-dimensional compaction algorithms that minimize the area as well as the total wire length. W.l.o.g. we assume that compaction is done in the horizontal direction. Hence, minimizing the area of the layout is equivalent to minimizing the layout width, and minimizing the total wire length is equivalent to minimizing the total length of the horizontal wires. We present an algorithm that generates, from a given constraint graph, a laYOlI t of minim lUll total wire length having minimum width among all layouts having this minimum total wire I(>ngth. We also consider a number of other relationships between the layout width and the total wire length and present efficient algorithm!> for the following problems:
• Given a width w, find a layout of minimum total wire length among ailiayonts having width at most ·w.
• Given a length 1, find a layout of minimum width among all layouts having total wire length at most t.
• Given a. tradeoff function 0:. W + f3·1 between the width wand the total wire length 1, and eonstants 0:,13 > 0, find a layout minimizing 0:. W + (3 ·1. Conceptually, decreasing the width by 13 units is equal to decreasing the total wire length by 0: units.
Like many layout problems, the objective of compaction can be phrased in terms of wellstudied combinatorial problems. In [4, 5, 8 ] the problem of minimizing the total wire length during I-D compaction is formulated in t<>rlllS of a minimum cost network flow problem. Using these formulations and the fastest known algorithms for network flow [2] , results in an O(n/i . nlogn) time algorithm for minimizing the total wire length, where n is the number of vertices in the constraint graph and nh is the number of horizontal wires in the layout. Compaction algorithms that can solve the system of inequalities arising from the compaction constraints by solving shortC'st path eomputations are often referred to as grapll-based compaction algorithms [5J. In [tI, 13] , graph-based compaction algorithms minimizing the total wire length are described, but the algorithms have an exponential worst-case running time. Graph-based compaction algorithms provide insight into the compaction process that is different from the insight gained from a network flow formulation. In this paper we present an O(nh· nlogn) time graph·based algorithm that generates a layollt of minimum total wire length having minimum width among all the layouts achieving the minimum total wire length. Our algorithm thus represents an alternative approach to the network fiow formulation with same asymptotic running time. Our algorithm requires only elementary data structures and graph-theoretic concepts to achieve this running time. At the same time, it generalizes in a natural and intuitive way to the other compaction problems defined above.
Our algorithms assume that the layout elements in the layout area are either layout components of rectilinear polygonal shape or vertical and horizontal wires. During compaction, layout elements are allowed to slide horizontally as long a..'i no two layout elements overlap and the relative order of the layout elements is preserved. A configumtion of a layout assigns every layout element an :z;-position in the layout area. If not stated otherwise, we assume that a configuration is feasible (i.e., the x-positions associated with the layout elements result in a layollt satisfying the constraints).
During compaction we allow horizontal wires to change their length (i.e., they are considered to be flexible objects), but we do not consider the automatic insertion of jogs into vertical wires.
Assume we are given a configuration C consisting of n" horizontal wires, n'IJ vertical wires, and rectilinear polygonal layout components composed of n r vertical edges. Our wire-length minimizing algorithm generates a layout havill,e; minimum total wire length and whose width is minimized among all layouts having this total wire len,e;th. Our algorithm generates this layout in O(nh·n logn) time with an O(nIL +(nlJ +nr ) log (nlJ +1t r )) preprocessing time for generating the constraint graph,
where n is the number of vertices in the constraint graph. The main idea underlying our algorithm is the following. We identify groups of layout elements whose simultaneous movement to the right rp<lllH's thE' total wire length. \Vp thC"n move such groups of layout f'1f'IllE'nts to the right as Illuch as possible without changing the positions of the other layout elements and the topology of the layout. We iteratively perform these steps until the total wire length can no longer be reduced by moving layout elements to the right. This approach is conceptually similar to the ones used in [11, 13] . Our contribution lies in developing an efficient method for identifying layout elements whosr' 1ll0Vr'Ill("nt to thE' rigllt rr'duc('s tll<.> total wirt' lcngth and which guarantees that this process terminates in at most n" iterations.
The paper is org-anlzed as follows. In Section 2 we give the relevant definitions. In Section a we address the correctness of the approach used by our algorithms. Sections 4 and 5 present all'!;orithms for partitioning proulems on directed trees which are a crucial component of our wirelength minimizing algorithm. In Section 6 we describe the algorithm generating a configuration of llullimum total wire length, prove its correctness and claimed running-time. Section 7 discusses how to~eneralize the approach used in our wire-length minlmlzing algorithm to solve other width/wirelength optimization problems. In Section 8 we discuss possible extensions and modifications in the underlying layout model.
Preliminaries and definitions
Let C he the initial configuration containing n v vertical wires, nIL horizontal wires, and rectilinear polygonal layout components composed of 1l r vertical edges. A vertical (resp. horizontal) wire is defined as a vertical (resp. horizontal) line segment which at each endpoint is incident to either a layout component or a horizontal (resp. vertical) wire and no endpoint of another wire is incident to any other position of this vertical (resp. horizontal) wire. Figure l(a) also shows a partitioning of the wires into vE'_rtical and horizontal wires. The information about configuration C is represented by a constraint graph which contains the visibility information and the distances between layout elements -in-tIle horizontal direction.--As will-be discussed further in Sect-ion-8;-our approach does not depend ou the assumptiou that visibility and distances are the mustraints.
The vertices of the constraine graph correspond to the cells of the layout which are determined as foUows. Partition the layollt components and wires into maximal sets, so that each set represents one rigid object that cau only move as one entity. One such rigid object is called a cell of the layout. Since our algorithms treat the horizontal wires as flexible objects, ceUs contain only layout cotlllwuC"nts <Inc! vC"rtiral wire'S. Vlf' introdll("(' two fictitious rC"rtangll!;tr \I'!lIs having a height ('<[ual to the height of the layout. One of these ceUs, Uf, is positioned immediately to the left of the leftmost ceU in the layout and the other one, Un is positioned immediately to the right of the rightmost cell. The distance between VI and U r in C corresponds to the width of the initial layout.
The existence of these two ceUs will allow us to nuniInize and control the width of the generated l"Ollfi,e;uratioll whilC' minimizing the total wire length. I c: Let n be the number of cells in configuration C to which we added U, and U r , However, when position XI on cell Vi belongs to a vertical wire and position :1:2 on cell Ui also belongs to a vertical wire such that the two vertical wires are connected by a horizontal wire forming a "step" (as shown in Figure 2 ), then the length of horizontal line H is the distance between the central lines of these two vertical \vires:-In auiiTf-grid model with unit-width wires, this length -is X2 =-Xl +1. The reason for this definition of the distancl'_ in this particular situation is to allow the two vertical wires to coUapsp into one vPftical wire should the length of the horizontal wire go to zero. An arc from vertex U; to lti in (;e models the fact that cell Ui is visible from cell lJi. Every edge (ui,ui) of the constraint graph has a nonnegative weight w (ui,ui) Ui, pot(ud is equal to the number of the left endpoints minus the the number of right endpoint of the horizontal wires incident to reU Ui. In other words, a left endpoint of a horizontal wire incident to a cell contributes +1, a right endpoint contributes -1, and the potential is the sum of the contributions. The entry above or below each vertex name represents the potential of the vertex.
Given a configuration, its constraint p;raph Ge: = (Ue,A e ) can be built in D(n" + (n., + 1l r )log (n., + n r )) time by using standard balanced tree operations [10, 12] . Vertex U r (resp. ud is the sink (resp. source) in Ge. Furthermore, IAcl = D(n) and, if the constraint graph contains the arcs induced by visibility as described above, G e is a planar graph that can contain cycles.
We next define a number of ?;raph-theoretic terms that will be used throughout the paper. Let G = (V, A) be a directed graph and G' = (V, E) be its undirected version. We say a is connected if G' is connected (in the undirected sense). If (;' is a tree, then we call a a di'~cted iI"ee. A directed spanning jore8t F of G is a subgraph of a consisting of mutually vertex-disjoint directed trees so that every vertex of G is in one directed tree. A vertex Vi is reachable from vertex Vj in G if there E'xists a directed path from Vj to Vi in G. We say that every vertex is reachable from itself. A non-PllIpty subgraph (;r = (V r , Ilr) (not necQssarily connected) of graph G is called right-8plitable Let (u;, 'Uj) be an arc in the constraint graph Ge:. If w(u;, Uj) = 0, we say arc (Ui' Uj) is tight Let (,'/ = (\II, Ad be a connected subgraph of G c containing only tight arcs. G/ is a tight component of Gc if (,' t is a maximal connected suhgraph containing only tight arcs. A vertex incident to no ti?;ht ar~is_ ccOnsidered t.o (orm a tight wmponent by itself. The potential of G t is defined by thẽ umlllation of the potentials of all vertices ill 11/; Le., pot(Gd = LIJEV, pot(v) . G/ is positive (resp. negatillc) if the potential of Cit is positive (rE'sp. negative). Figure 3 shows the tight component of the constraint graph in Figure l (c). The subgraph induced by the vertices Ul, U2, U3,  and U4 is a positivI' right-split able subgraph of potential 3.
Correctness of overall approach
In this section we prove the correctness of a wire-length minimizing algorithm based on the idea of identifying positive right-splitable subgraphs in the tight components. Our wire-length minimizing algorithm uses this idea, but in order to achieve the claimed time bound, the approach is somewhat modified, as is discussed at the end of this section.
COllsider a mnfi~uratioll C and ils constrainL graph G c . Lel (;/ be a light compouent of Ge, and let Gt,r be a right-splitable subgraph of a/. If C/,r is positive, the cells corresponding to the Let \II be the set of vertices In the eonstraint /!;raph of Gc corresponding to the cells in S" o::; l ::; k. Since C is not a configuration having minimum total wire length, there must exist an 1 such that the total wire length is decreased when going from C, to CI+1. The subgraph induced by lit has positive potential and, according to the construction of .'it, it is a right-splitable subgraph of Gc. Thus Gc contains a positive right-splitable subgraph. 0
The above two lemmas imply that an algorithm based on the idea of iteratively finding positive right-splitable subgraphs and generating a new configuration based on the movement to the right induced by these sul:lgraphs, will eventually generate a configuration of minimum total wire length.
Our wire-length minimizing al/!;orithm clops not exactly proceed this way. The reason is that we do nol know of an efficient algorithm for determining a positive right-splitable subgraph in a tight r,omponent. In om algorithm we represent every tight component G/ by a spanning forest F, and find positive ri,e;ht-splitable subtrees in every tree of the spanning forest F/. We show that positive right-splitable subtrees of maximum potential can be found in linear time for a given tree.
Obviously, a right-splitable subtree of a tree in F/ does not necessarily correspond to a right-split able subgraph of the tight component (;/. However, if G t contains a positive right-splitable subgraph (;t,r of potential pot(Gt,r) , then there exists a set of right-spUtabie subtrees of total potential at least pot (Gt,r) in any spanning forest of (;t. We show how to apply, over a number of iterations, arc additiOllS and arc deletions to the spanning forests representing the tight components so that we identify spannin!!; forests whose right-splitable subtrees do indeed represent a right-splitable sub,e;raph for (,'t. ' We show that after at most nIL iterations, where nIL is the number of horizontal wires. with each iLl'I'atiOIl identifying positivI? right splitable subtrees, we generate a confi,e;uratioll of minimum total wire Iengtll. The next two sections describe algorithms that are applied to every tree in the spanllin!!; forests representing the tight components and which are a major component of our wire-length minimizing algorithm.
4 Finding positive right-splitable subtrees III a directed tree Let T = (V,A) be a directed tree in which every vertex has a potential associated with it. In this section -we describe a linear time algorithm to determine a set of subtrees-of-T-so that (i) every subtree in this set is a positive right-spUtable subtree of T,
(ii) the subtrees are pairwise vertex-disjoint, and (iii) the potential of the set is a maximum over all sets of subtrees satisfying conditions (i) and
This algorithm is refined and extended in Section 5 to handle right-spUtable subtrees of zero potential in a way crucial for our wire-length minimization algorithm.
The positive right-splitable subtrees of T are recorded by assigning to every vertex of T the status "S" Dr "M". Vertices with status "Mil correspond to the vertices in the positive rightsplit able subtrees. As already mentioned in the previous section, positive right-splitable subgraphs correspond to sets of celis in the layout whose movement to the right reduces the total wire length.
The algorithm finding right-splitable subtrees is used to determine right-splitable subgraphs in ti,e;ht components and the status "M" assigned to vertices stands for this possible future movement. Analogously, as" stands for cells that stay at their cutrent positions.
The positive right-splitable subtrees ofT are determined in two phases. The first phase computes for every vertex 1l and a tree T" containing vertex u two quantities, poLm (T u , u) and poLs (T" , 'u) .
The quantity poLm(T", u) (resp. poLs (T", u) ) is the maximum potential over all sets of (vertexdisjoint) right-splitable subtrees of Til. including vertex u (resp. not including u). Observe that poLs(Tu , u) ;::: 0, but that poLm (T u , u) can be negative.
Let POT-PRS(T", u) be the algorithm computing entries poLm(T ul u) and pot-s(T u , u) ("PRS" stands for positive right-splitable). Algorithm POT-PRS is recursive and which trees are associated with each vert('x during the calls is determined during the recursion. Let v be an arbitrarily chosen VNtpX in tree T. Thp initial call tD POT-PRS is made with tree T and vertex v as the two arp;UIllp.lItS. Then, max{poLm(T,v),pot...s(T,v) } is the value Df the maximal potential Dver all Sf'ts of (vertex-disjoint) right-split able subtrees Df T. The second phase of the algorithm uses the computed quantities tD determine the status of every vertex so that the potential of all vertices
s(T,v)}.
The base case fDr the algorithm computing the pot-m(·) and poLs(.) entries represents the situation when T" consists Df a single vertex, namely vertex u. In this case the only right-splitahle subtre~_gfTu-.i § T"jtself and thus we set poLm(T",u) = pot(u) and poLs (T",.ul (u,u;) (or (u"u) ) is deleted from T". The value of poLs(T u1 u) is determined by
LpoLs (T,,;, u;) 
The reasoning is the following. Since the vertex u cannot be included into any right-splitable subtree of T", no vertex Ui incident to an arc coming into vertex u can be in a right-split able subtree of T". Hence, the cDntribution to poLs (Tu,u) The contribution made to poL~ Il) by subtree T,,] is thus max {poLs (T"J' uj),poLm(T uJ , ·Uj» .
Algorithm POT-PRS:
[npul: A directed tree T u = (VI" flu) and a vertex U E V u . Outpul: pol-m(T", u) and poL~(Tu, u). poLs(Tu,u 
6. return.
Fip;nre 4: Algorithm POT·PRS
Since vertex u is required to be in a right-splitable subtree of T", every vertex Uj incident to an arc outgoing from u is also included in the right-splitable subtree. Hence, the contribution to ]JoLm (T,,,'u) coming from subtree T UJ is poLm (TuJ,uj) . Every vertex U; incident to an arc coming into u is free to be included into it right-sputable subtree ofT u and its contribution to poLm (T", u) is l~l~Jpol-=s(Tu;, From the above discussion and tllf'. description given in Figure 4 it is clear that the entries poLm(T, v) (resp. poLs (T, v) ) represent the maximum potential achievable by right-splitable subtrees of T that include (resp. do not include) vertex v. The running time of algorithm POT-
PRS(T,v) is D(W])
, where V is the vertex set ofT.
After algorithm POT-PRS computed the poL~(-) and poLm(·) entries for every vertex in T, the second phase of the algorithm identifies the positive right-sputable subtrees yielding maximum
Jlotential by assigning the appropriate status to every vertex. Let algorithm SM-STATUS be the algorithm performing the assignment. Let u be a vertex and T" be the subtree of T containing vertex U so that the entries poLm (T", u) and poLs (T". u) were computed by algorithm POT-PRS.
Thl? initial call to all?;orithm SM-STATUS is madC' with tree T <Lnd vNtex v as the arguments, where v is the same vertex used in the initial call of algorithm POT-PRS. (T u , u) < poLm (T u , u) , u is a vertex in the collection of subtreE's achieving a potential of max{poLm (T u , u),poLs(T u , un and u is thus assigned the status "M". Otherwise, u is <Uisigned status "S". Observe that we do assign u the status "S" if ]JoLs(Tu, u) = poLm (T u , u) ; i.e., we decide for status "S" in case of a tie.
Assume again that vertex u has k arcs coming from vertices Ut, U2, . belong to the same right-splitable subtree and its status is set to "M" _If the status of U is "S", the status of Uj is determined at the next level of the recursion. We invoke SM-STATUS (TuJ,uj) to handle the remaining vertices in tree T"J-See Figure 5 for a detailed description of algorithm SM-SJ'J\TJ1S, AftPl' algorithm SM·STATUS has determined the status of all vertices in the directed spanning tree T. tIll:> vp.rtices a]"e partitioned into two sets, the vertices -with status "M" and the vertices with status "S". Everyone of these two sets consists of a collection of subtrees of T. Let F m be the forest reprE'senting the directed subtrees of T formed by the vertices with status "M", and let
Fs be the forest representing the directed subtrees of T formed by the vertices with status as". 
Algorithm SM-STATUS:
Input: A directed tree T" :::: (V"' Au) and a vertex u E Vu' Output: Status of every vertex in T 1 ,.
If status(u)
has not been determined then begin 2.
If poLm (T u , u) > poLs (T" , u) then status(u) ;----"M" else stat1ls( u) ;----"5"; end; :J. For each vertex Ui, where (u;,u 
If status(u) ::::"5" then status(u;)..,..-"S"; 5.
call SM-5TATUS(T u ;, ud;
If status(u) :::::"M" then status(uj) ;----"M"; R.
call SM.STATUS(T"" Uj); end; 9. return. The la.:;t sec~iolL described a linear time algorithm to partition a givP'll directed tree l' into two forests F m and F s so that the trees in F,,, aTe positive right-splitable subtrees of T with maximum potential. In this section we present an algorithm that further refines the trees in F s by determining for every tree T s in F s subtrees having a potential of zero. We call these subtrees the zero trees.
The identification of zero trees is crucial for achieving the claimed running time of our wire-length minimizing algorithm. During the compaction process zero trees represent groups of cells whose movement to the right will not chanp;e the total wire length. We start by giving the precise definition of the zero trees. A 1I01l-PlUpty subtr!'p. T:: of T s is a ze1'O t7'ee of T s if the following two conditions hold:
(i) pot(T;::) ::: 0 and T~contains no proper right-split able subtree having potential zero.
(ii) Let (u,v) be an arc of T s with 'IL in T~and v not in T~. Then, v belongs to another zero subtree of T s ' Figure 6 shows a staying tree and its three zero trees. Observe that the zero trees of a given staying tree are unique. We record the zero trees by assigning the vertices belonging to a zero tree status "Z". [n addition, the zero trees are labeled; i.e., for every vertex u with status "Z" label (u) corresponds to the index of the zero tree u belongs to_ Let V s be an arbitrarily chosen vertex in T s · The first step in identifying the zero trees in T a is a call to algorithm POT-PRS(T s , v s ). Since T s is a staying tree, we know that the maximum potential of a right-splitable subtree of T s is zero;
i.e., poLm (T s , v s ) :5 poLs(T a , v s )::: O. However, the entries poLm(·) and poLs(·) computed during this call to algorithm POT-PRS are needed during the detection of the zero trees.
Let algorithm Z-STATUS be the algorithm detecting and labeling the zero trees. Algorithm Z-STATUS has two arguments, a tree Ts,u and a vertex u of Ts,u, with Ta,u being a subtree of staying tree T a • As done in the algorithms described in the previous section, the trees are determined during the execution of the algorithm. Observe that Ta,u is not necessarily a right·splitable subtree of Ts. At the time Z-STATUS (Ta,u, u) is invoked, the status of vertex u mayor may not already havE' been updated by an earlier recursive call. By updating we mean that it was determined that the status of u remains "S" or that u does belong to a zero subtree (and thus has now status "Z").
III Figure 7 we give a detailed description of algorithm Z-STATUS to which we refer in the following discussion. Let L be the global index used for numbering the zero subtrees, with L=1 initially.
Assume the status of vertex u has not heen updated. The invariant wuditioll that holds for a vc>rtex 110t yet updated <1,t the hegin of Z-STATUS (T s ,,,, ' 
This rondition is ol>viously true when Z-STATUS is invoked with staying tree T s and vertex VS'
Furthermore, it is true whenever Ts,u is a right-splitable sulltree of T s (otherwise the assumption that T.. is a staying tree would be violated). When Ts,u is not a right-splitable subtree of T s ' the invariant Illay not hold. Actions taken by previous calls will guarantee that vertex u has already been updated whenever poLm (Ts,u, u) > poL~( Ts,u, u) . The updating is done as follows. If poLm (Ts,u, u) IfpoLm (Ts,,,,u) < poLs (T"u,u) then status(u) +-"5";
3.
If poLm (T s ,,,, u) = poLs (Ts,u, u) then begin
end; end; 6. For e-ad vertex ltj, where (u,Uj) 
IfpoLm (Ts,u,'u 
10.
IfpoLm (T..,u,u) 
.end; _ 11.
call Z-STATUS(T"" Uj); end; 12. For e-ach VE'rtex Ui, where (Ui,U) E A" .. do begin 13.
If status(u) ="8" then status(ud _ "S"; 14.
If statlts(u) ="Z" and poLm (T..,uj' u;) Consider now a vertex Uj so that the arc (Ui,U) is an incoming arc of vertex u, I:::; i:::; 1.:. If the status of u is "S", then the status of Uj must also be "S" (otherwise condition (ll) of the definition of a zero tree is violated). Assume now that the status of u is "Z". Since T,,; is not a right-splitaole tree. poLm (T,,;, Iti) thosE' whose status remained "S". From now on when we refer to a staying tree we mean a tree contaillinp; V('fticcs with :;tatllS "S" after algorithm Z-STATUS has identified the zero trees. We refer to the staying trees present before the zero trees were identified as the staying trees generated by algorithm SM-STATUS. The foUowing two lemmas state properties of zero trees and staying trees that are relevant to the correctness of our wire-length minimizing algorithm.
Lemma 5.1 Let T s be a staying tree generated by algorithm SM-STATUS and let T:: be a zero tree oJTs identified by algorithm Z-STATUS. Then, any proper, right- We now return to the problem of generating a configuration of ntinimUlll total wire length. Recall that relevant terminology and definitions were given in Section 2 and the overall approach was discussed-in Sedion 3. We start by (Iescribing the algorithm, then prove its-"Correctness and show its O( n" . nlol'!; n) funning time.
The algorithm
Ollr wire-length minimizing algorithm performs of a number of iterations, with the information generated by each iteration corresponding to a configuration. Let C be such a configuration at the beginning of an iteration. At the start of an iteration we have available the constraint graph Gc whose arc weights are set with respect to the distances between cells in configuration C, and the tight components of the constraint graph. Recall that every vertex of Gc represents a cell in C and that every cell belongs to exactly one tight component. For the first iteration of the algorithm, this information can ue generated in O(n" + (n v + n r ) log (n v + n r )) time from the initial configuration, as stated in SC'("tion 2. In addition, (,\'C'Ty tight compolIC'nt (,' I is l'C'prC'senled by a directed spanning forest Ft· The first iteration chooses an arbitrary directed spanning tree of G 1 as Fl. Given these ~raphs and spannin~forests at the begin of an iteration, we start the itera~ion by partitioningevery directed tree in a spanning forest into moving, zero, and staying trees using the algorithms described in the previous~wo sections. To complete the description of the algorithm, we need to state its stopping criterioll. The first action taken in an iteration is the identification of moving, staying, and zero subtrees. The algorithm terminates (without constructing graph G' and performing a shortest path cOIllputation)
when 110 movin/!; tree. is identified. Observe that if the spanning forests contain no moving subtrees, they only contain zero trees. This follows since the potential of the constraint graph is zero and the C'xistence of a staying tree implies the existence of a moving tree. Furthermore, when no moving tree is found. no light c_omponent of the constraint graph contains a positive right-splitable subgraph.
Correctness
In this spction we prove that the algorithm described in Section 6.1 generates a configuration of minimum total wire length that also minimizes the width over all configurations having minimum total wire length.
We start hy showing that in graph G there exists, for every vertex Vi representing a zero or a. moving tree, a path to a vertex representing a staying tree. Let Tv; he the tree represented by ve-rtex IIi in G. Consider first the case when T lli contains a vertex corresponding to a cell that is incident to a left endpoint of a horizontal wire whose right endpoint is not incident to a cell rOffe-sronding to a vertex in T,,; . If the riF;ht endpoint of this horizontal wire connected to a cell in a staying tree, the claim follows. Assume the right endpoint is incident to another moving tree or a zero tree-. Let Tv} be this tree. Tree T"J must contain at least one cell incident to the left endpoint of a horizontal wire whose right endpoint is not incident to a cell in Tv). Continuing this argument, we traVPTse in G a sequence of vNtices corresponding to either zero or moving trees. Eventually, we must reach a vertex whose corresponding tree contains cells incident to more right endpoints than left endpoints. Such a vertex corresponds to a staying tree.
Assume now that tree Til; is a zero tree in which for every cell incident to a left endpoint of a horizontal wire the right ('lldpoint of this wire is incident to a cell also in Tv;. WP. now turn to showing that the configuration generated by our alj:!;orithm has minimum total wire lengtll. Let GC I be the constraint /!;raph generated during the final iteration and let C f be the 
Time complexity
In this section we show that the number of iterations executed by our alp;orithm is at most nl" the number of horizontal wires ill the layout. it is possible that no cell moves to the right after the shortest path computation on G is completed and the configuration generated is identical to the configuration at the beginning of the iteration.
When Tv; does not represent a right-splitable slIbgraph of tight component Gt, then we change the spanning forest by including critical arcs and deleting all other arcs between moving, zero, and staying subtrees. Obviously, the resulting spanning forest may again not contain a positive right-splitable subtree corresponding to a right-splitable subgraph. We do not explicitly address the issue of how many iterations are required to guarantee that a right-splitable subgraph is found.
We point out that there exist examples for which this takes O(n,,) iteration until a right-splitable subgraph is generated. The argument we use to show that after at most n}, iterations no moving tt'ee-is-founa-relies ·on another property of the generated configurations.· Assume that ill the (i -I)-st iteration of the algorithm at least one moving tree was identified and Wf' thus f'xecute all i-th iteration, i ;::: 2. Let Mi_1 (resp. M;) be the set of the vertices of the constraint graph that l>elong to moving trees (i.e., have status uM" ) in the (i -1)-st (resp. i-th) iteration. We then have 0 < potUv/i_d $ ith. The potential of lvI, is called the moving potential of the i-th iteration. In Lemma 6.1 we show that the moving potential is strictly decreasing from one iteration lo the othf'r. A straightforward consequence of this lemma is that the moving potential is zero after at most nil iterations.
Lemma 6.1 1/ M,_I i= 0 and i;::: 2, then pot(Mi_l) > pot(M;).
Proof: We first show that a change in the status of a vertex cannot increase the moving potential;
i.e., pot (M,_.l ;::: pot(lvl;:) . Since the moving potential only includes the potential of vertices in moving trees, WP do not need to consider a change of status from US" to "Z" or from "z" to "S".
Consider a vertex u that has either status "S" or "Z" in the (i -1)-st and status "M" in tlte i-th iteratiou. Assume in Lhe (i -1)-st itp.ration u is in the staying tree T s (resp. zero tree T=:).
Since u has status "M" in the i-th iteration, we can locate in T s (resp. T;:) a right-splitable subtree T.l,r (I·"S». T;:.,r) containing vertex 'u so that all the vertices in this right-splitable subtree have status "M" in the i-th iteration. Observe that Ts,r (resp. T;:.,r) could be identical to T s (resp.
T;:.). Lemma .J.2 states that any right-splitable subtree of a staying tree has a negative potential.
Lemma .J.l states that any proper right-spUtabIe subtree of a zero tree has a negative potential. In order to complete the proof we need to show that in every iteration there exists at least one vertE'X that induces a decrease in the moving potential. As shown above, among the changes ill the status effecting the moving potential, only a change from status "Z" to "M" may not cause a decrease. Since the (i -I)-st iteration is not the last one, at least one moving tree is identified.
Let Tm be one sllch moving tree which is represented by vertex V m in graph G, the graph used for the shortest path computation during the (i -l)-st iteration. In the shortest path computation on G we determine a shortest path from V m to a vertex representing a staying tree. Let V s and Tb e this vertex alld its corresponding staying tree, respectively, and let P =< Vl, (i -l)-st iteration and which contains T], T 2 , . .. T'_l, TI as subtrees and the arcs of the constraint graph inducing the arcs on path P (i.e., the critical arcs).
In eve-ry tree Tj , 2 ::; j ::; [-1, we identify two vertices Uj,;n and Uj,out, so that arcs (Uj_l.ou!, Uj,lll) and (Uj.ou!,·Uj+l,ill) are critical arcs. For T m and T" we identify one vertex each, namely UI,OUI and UI.i'l· Observe that there does Ilot have to exist a path between Uj,in and Uj,oul in T j . See Figure 8 for a possible situation. In the (i-l )-st iteration Ul.out has status "M" and UI,ill has status "8" . If at least aile of these two vertices changes its status in the i-th iteration, we have l)ot(Mi_l) > pot(M;) and the lemma follows. Assume now that neither vertex changes its status. Observe that when [ = 2 (i.e., .there_exists no zero tree hetween T m and T,,), the-contradiction follows immediately.
AssumE' thus l~;.1. Vertex U2,IJt and all vertices in tree T 2 reachable from u2,iJl must have stattlS "M" in the i-th iteration. VertE'x UI,in maintaining status "S", implies that vertex UI-l,ou! must havE' status "S" in the i·th iteration. Hence there exists a zero tree T k such that Uk,in has status ';M" and Uk,oul has status "S" or az". In order for this to happen, Uk,out is not reachable from uk,in· This implies that the vertices of a proper right-splitable subtree of Tk that contains vertex
Uk.in, but not Uk.oul, are assigned status I'M". Since any proper right-splitable subtree of a zero tree has negative potp.ntial, zero tree Tk causes a decrease in the moving potential and the lemma now follows. 0
We are now able to describe why it is crucial to partition the spanning trees into moving, zero, and staying trees and why two types of trees would not be enough. In order to reduce the wire j('up.;th. it is not lll'CeSsary that 7,(']'0 trees move lo the right wheneve-r possible. lfowevN, in order to guarantee that in at most 7th iterations a configuration of minimum total wire length is ~enerated, zero trees need to move to the right whenever possible. If we do not allow zero trees to move alon~with moving trees and thus view them as staying trees, we could only show that pot(Mi_d ;::: pot(jVfd. Movin~trees would be stopped by zero trees that are not moving to the right and the moving potential could remain unchanged over a number of iterations. It is not hard to construct examples for which there is no change in the moving potential for O(nh) iterations.
Partitioning the trees into moving, zero, and staying trees reduces the moving potential formed by all the vertices in the moving trees by at least one in each iteration. Hence, after at most 7th iterations no Hlore moving trees are. identified and the algorithm terminates.
We can uow state the following result which summarizes the discussion of this section. 7 Thadeoffs between the wire length and the layout width
In the previous sections we developed an algorithm that generates a configuration of minimum total wire length which has minimum layout width among all configurations achieving this minimum total wire length. In this section we consider additional relationships between the layout width and the total wire length and generalize the concepts developed to other such compaction problems. For any configuration C, let l11(C) be its width and I(C) be its total wire length.
Let C he a given configuration. In the mirLl-problem we are given, in addition to C, a width w and we are to determine a configuration C· with w(C-) ::; w that has minimum total wire length among all configurations havinj:!; a width of at most w. In the min_w-problem we are given a total wire length I and are to determine a configuration C· with l(C-) ::; I that has minimum width among all conngllTations having total wire length of at most 1. We show in Sections 7.1 and 7.2 that, given the constraint graph corresponding to the initial configuration C, both problems can be solved in O( nit . n log n) time. In Section 7.3 we consider the compaction process when a tradeoff between the layollt width and the total wire lenj:!;th is spec.ified. More prec.isely, given a configuration C and two constants 0' and fl, n, f3 > 0, we show how to determine, in O( nil· n log n) time, a configuration C-SllCh that 0'. w(C) +f3 ·1(C-) ::; 0'. w(C/) +f3 .1(C'), for all other configurations C'.
Compacting with a given width w
In this section we show how to solve the min_I-problem by modifying the wire-length minimizing al,e;orithm presented in Section G. Assume the constraint graph Gc corresponding to the initial confip;uration C has been determined. We next generate a configuration Cleft in which every cell of configuration C is positioned as far to the left as possible. Configuration Cleft corresponds to a confignration of minimum width and can be generated in O(nlogn) time [6] .
there pxists no solution to the minJ-problem. Otherwise, we add to configuration C'eft aU-shaped cell that "encloses" all other cells. The two vertical sections of this new cell have unit width and a heip;ht of h, where It is the height of the layout, and the horizontal section has unit height and a lenp;th of w. The introduction of the U-shaped cell guarantees that no configuration having a width larger than 10 is generated. We then apply Ollr wire-length minimizing algorithm to this configuration. Let C u be the confir;uration generated by our algorithm minimizing the total wire length. Removing the U-shaped cell from configuration CLi results in a configuration C· representing a solution to the minJ-problem.
Configuration C· satisfies w(C*) :::; wand l(C*) is as small as possible without exceeding width 'W. However, the (.onfiguration generated does not necessarily correspond to a configuration of minimum width among all configurations having a total wire length of l(C"). The reason for this lies in the--fact-that our algorithm liilIDlllizmg the total wlre-Ie-ngth does not necessarily-minimize the width of sublayollts in the r.onfigllration it generates, it only minimizes the overall width.
Removing the U-shaped cell leaves a sublayout to which this non-optimality could apply. However, ill an additional O(nlogn) time we can generate from C· a configuration of total wire length l (C·) and having minimum width. The approach for doing this is described in next.
Let Ge u and Ft3 be the constraint graph and the spanning forest representing the constraint graph at the termination of the wire-length minimizing algorithm. From both structures we remov(' the U-shaped cell and, in order to preserve width w, we move cell UI (resp. U r ) one position to the right (resp. to the left). Let Gc-and F· be the new constraint graph and the spanning forest, respectively. Forest P-contains a moving tree of potential +1 consisting of vertex UI only and a staying tree ofpotential-1 consisting only of vertex Ur. P* can contain other moving trees; namely moving trees whose movement to the right would decrease the total wire length, but increase in the width. Hence, moving any of these moving trees to the right would cause cell U r to move to the ri,e;ht as well. At the same time. forest P-can contain zero trees whose movement to the right does not change the total wire length, but reduces the width (to be more precise, their movement would aUow cell if[ to move to the right as well). We generate a configuration minimizing the width by completing another iteration of the wire-length minimizing al,e;orithm with the followin,e; modification. We assi,e;n vertex U r a potential of pot(u r ) = -1-n" and then identify moving, staying, and zero trees in forest F-. This new potential guarantees that cell U r remains at its position. If possible, zero trees and the moving tree containing vertex UI move further to the ri,e;ht ami thlIS reduce the initial width of w.
Summarizing the above discussion allows us to state the following theorem. 
Compacting with a given total wire length l
Consider now the min_w-problem in which we are given a configuration C J and a bound 1 and are to determine a configuration C-having total wire length at most l and minimizing the width among all those configurations. In tltis section we present an algorithm solving the min_w-problem iII D( nil' n 10/1; n) time.
-----The first step of this algorithm genera'tl's-the-configuration minimizing fhe total wire length hy using tIlE" algorithm presented ill Section G. Let C J be the generated confi,e;ltration, Gc, be the for completing thl? status assignment. Let T mr be this tree. Even though tree T ml has negative potential, we refer to it as a moving tree (since its cells may move to the right). We apply algorithm Z-STATUS to e-VNy tree in F i to identify the zero subtrees.
After llaving completed the status assignments described above, we partitioned forest Depending on the relationship between 7 =~and nIL, the algorithm will proceed differently.
Assume first that 7 S nh. In this case we generate the final configuration C· by assigning to the vertices 1t1 and U r of the constraint /!;raph a potential depending on 7 and then use the algorithm described in Section G. Recall that in our wire-length minimizing algorithm we set pol(ut} = +t -----and pot(nr ) = -to Now we set pot(ut} = +7 and pot(u r ) = -7. Conceptually, tills corresponds to introducinl!: 7 wires of unit width between cell U, and cell UT' For any configuration C, moving cell lIr (resp. V,) one llnit to the right without changing the positions of the other cells results in a configuration having CO" , . (w(C) 
The total wire length of configuration C is 7· w(C) + I(C) and thus an algorithm minimizing the total wire length minimizes the tradeoff function. With respect to the acltieved running time, we a~ain reduce the potential associated with all moving cell by at least 1 in each iteration and thus perform at most nil + 7 iterations. Hence, configuration C· is generated in 0((7 + nil) . n log n) = D( nh . n log n) time.
For 7 = G(n,,), the approach described above resnlts in an G(nll . nlogn) time algorithm. For 7 = n(n,,), this algorithm still genPfates acorrE'ct configuration. but t11" time hound is O(7. nlo gn).
By lIsing a property of configuration C· and the algorithm solving the ntinJ-problem, we can achieve fixed at their position in C" and moving the ('.t'!\ls corresponding to the vertices in GI at least one \mit to the right. This move! decreases the layout width by one unit and increases tlle total wire ll~llgth by at most nh units. Therefore, 
Extensions
In this section we show that the compaction algorithms presented in the previous sections are fairly robust towards changes in the underlying model. A number of assumptions can be modified without causin?; an increase in time complexity. The algorithms presented assumed the following model:
I. All wires have the same associated cost. Only the length of horizontal wires change during the compaction and thus the function minimized when minimizing the total wire length is Li~ll(Hi), where l (H i ) is the length of horizontal wire ff;.
2. The constraint ,!!;raph is based on visibility between layout elements.
:3. Two vNtical wires incident to a comlllon horizontal wire and fonnin,!!; a "step" have a constraint between them; i.e., a wire is partioned into vertical and horizontal segments as shown in Figure 2 .
4. No jogs are introduced into the vertical wires. Having the quantity C enter the running time is reasonable as long as the c;'s are small integers, but it is undesirable for arbitrarily large integers. We point out that by recasting thc problem in terms of-the classical minimum cost network-flow and using Orlin's [2] algorithm, lhe problem can be solved in O(nlo,!!;1/. 'nlo,!!;n) time.
While we defined the constraint graph as a graph containing information about the visibility and distance between layout elements, no step of ollr algorithms makes use of this fact in a crucial way. Non-visibility constraints inducing arcs with non-negative weight can easily be added and the resulting constraint graph can be used by our algorithms. Observe that our algorithms do not check whether the configuration described by the initial constraint graph is indeed feasible, but assume that it is.
The constraint graph defined in Section 2 partitioned wires into vertical and horizontal wires as shown in Figure 2 . This partitionin,!!; does not allow vertical wires on "opposite sides" of a horizontal wirc to slide freely. For cxample, we may want to allow the situation shown in Figure 9( ILi, 2. The weight of arc (Ui,l, Uj) (resp. Ui.2) ) is the distance between the left (resp. right) endpoint of wire Hi and the vertical wire of [fj. In Figure 10 such a situation occurs between cell V 2 and horizontal wire HI. Assume that cell Uj is cOllnected to the left (resp. right) endpoint of wire II; through a layout component, as, for e-xample, are cell U 1 and the left endpoint of horizontal wire H 1 in Figure 10 . In this case we add the arc ('lLi,t. Uj) (resp. ('lLj, ·Ui.2) ) having weight zero to ensure that cell Vj remains attached to the left (resp. right) endpoint of wire Hi. The potential of every vertex in the constraint graph is set as follows. For vertices Ur and 11,/, we have pot(u r ) = -! and pot(ut) = +!. Every vertex 11,;,1 has pot(Ui,1) = +1 and every vertex Ui, 2 has pot(Ui,2) = -1. For every other vertex Uj, we set pot(Uj) = O. Conceptually, when the cell correspondlng to a left (resp. right) endpoint of a horizontal wire is pushed 1 unit to lite right without changing the positions of the other cells, the total wire length decreases (resp. increases) by I unit. Given a configuration, this new constraint g;raph can be built in OcenIl + 1t" + It r ) log (n" + It,, + 1l r )) time. We then lise the constraint graph without any (urther changes in our algorithms and determine the configuration minimizing the total wire length in D(n" .nlogn) time.
The algorithms presented can change the length of the horizontal wires, but they do not introduce jogs into vertical wires. The positions in the vertical wires where jogs might be useful can be bounded in terms of n v and n r . Foi=--the model used -i~-the paper, -every vertical edge of a layollt component introdllces at most :2n" jogs and every vertical wire introduces at most 2n v jogs. Hence.
the totaillumber of positions in vertical wires where ajog might be beneficial is O(nv(n v + n r )).
These positions can be determined before the compaction algorithm is invoked. Hence, by splittinp;
the n" vertical wires into O(n"(n,, + n r»vertical wires and running our algorithms on the resulting configuration, jogs are introduced whenever they reduce the total wire length or the layout width. Of course, doing this does not guarantee any bound on the total number of jogs introduced. The overall running time is now O( N" . N log N), where N S; nv(?L v + n r ) + nh + :2 and
Our algorithms and their extensions/modifications described above perform compaction in a I-layer model. Another collllllonly nsed model is the 3-1ayer model in which layout components, vertical wires, and horizontal wires are placed on a separate layer, respectively. Overlap between layont elements placed on different layers is now allowed. By deleting arcs of the constraint graph
